IEEE Standard for a 32-bit microprocessor architecture / sponsor, Microprocessor and Microcomputer Standards Committee of the IEEE Computer Society.
"A 32-bit microprocessor architecture, available to a wide variety of manufacturers and users, is defined. The standard includes the definition of the instruction set, register model, data types, instruction op-codes, and coprocessor interface"--T.p.
Corporate Authors: | |
---|---|
Language: | English |
Published: |
New York, N.Y., USA :
Institute of Electrical and Electronics Engineers,
1995.
|
Subjects: | |
Physical Description: | xv, 264 pages : illustrations ; 28 cm |
Variant Title: |
Standard for a 32-bit microprocessor architecture.
Microprocessor architecture. |
Format: | Book |
MARC
LEADER | 00000nam a2200000 a 4500 | ||
---|---|---|---|
001 | in00001871526 | ||
003 | OCoLC | ||
005 | 20220616153239.0 | ||
008 | 950620s1995 nyua b 000 0 eng d | ||
020 | |a 1559374284 | ||
035 | |a (OCoLC)32679678 | ||
040 | |a CWR |c CWR |d EEM |d UtOrBLW | ||
049 | |a EEME | ||
090 | |a QA76.9.S88 I54 1995 | ||
090 | |a QA76.9.S88 |b I54 1995 | ||
245 | 0 | 0 | |a IEEE Standard for a 32-bit microprocessor architecture / |c sponsor, Microprocessor and Microcomputer Standards Committee of the IEEE Computer Society. |
246 | 3 | 0 | |a Standard for a 32-bit microprocessor architecture. |
246 | 3 | 0 | |a Microprocessor architecture. |
260 | |a New York, N.Y., USA : |b Institute of Electrical and Electronics Engineers, |c 1995. | ||
300 | |a xv, 264 pages : |b illustrations ; |c 28 cm | ||
336 | |a text |b txt |2 rdacontent | ||
337 | |a unmediated |b n |2 rdamedia | ||
338 | |a volume |b nc |2 rdacarrier | ||
500 | |a "IEEE Std 1754-1994." | ||
500 | |a "Approved March 17, 1994, IEEE Standards Board." | ||
500 | |a "April 14, 1995"--Cover. | ||
504 | |a Includes bibliographical references and index. | ||
520 | |a "A 32-bit microprocessor architecture, available to a wide variety of manufacturers and users, is defined. The standard includes the definition of the instruction set, register model, data types, instruction op-codes, and coprocessor interface"--T.p. | ||
583 | 1 | |3 copy1 |a Committed to retain |c 20200101 |d 20341231 |f MI-SPI |u http://www.mcls.org/engagement/mi-spi/ |5 MiEM | |
650 | 0 | |a Microprocessors |x Standards. |0 http://id.loc.gov/authorities/subjects/sh85084898 | |
650 | 0 | |a Microcomputers |x Standards. |0 http://id.loc.gov/authorities/subjects/sh85084804 | |
710 | 2 | |a IEEE Computer Society. |b Microprocessor and Microcomputer Standards Committee. | |
710 | 2 | |a Institute of Electrical and Electronics Engineers. |0 http://id.loc.gov/authorities/names/n79053217 | |
710 | 2 | |a IEEE Standards Board. |0 http://id.loc.gov/authorities/names/n79031437 | |
907 | |y .b2960400x |b 211128 |c 980610 | ||
998 | |a rs |b 980604 |c m |d a |e - |f eng |g nyu |h 0 |i 2 | ||
935 | |a BCK3389 | ||
999 | f | f | |i 92b0eeb9-cff3-502c-bb9f-369d3f1a00dd |s 20fb6c95-134a-51fe-9c31-59c55148b435 |t 0 |
952 | f | f | |p Can Circulate |a Michigan State University-Library of Michigan |b Michigan State University |c MSU Remote Storage |d MSU Remote Storage |t 0 |e QA76.9.S88 I54 1995 |h Library of Congress classification |i Printed Material |m 31293022617876 |n 1 |